

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
14 April 2005 (14.04.2005)

PCT

(10) International Publication Number
WO 2005/034520 A1

(51) International Patent Classification?:
H04B 1/38, G06K 7/00, H04N 5/00

H04N 7/62,

(74) Agents: KOTANI, Etsuji et al.; Nichimen Building 2nd
Floor, 2-2, Nakanoshima 2-chome, Kita-ku, Osaka-shi, Os-
aka 5300005 (JP).

(21) International Application Number:

PCT/JP2004/013567

(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,
GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,
KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD,
MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG,
PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM,
TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM,
ZW.

(22) International Filing Date:

10 September 2004 (10.09.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

2003-346835

6 October 2003 (06.10.2003)

JP

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,
ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,
FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI,
SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,
GW, ML, MR, NE, SN, TD, TG).

(71) Applicant (for all designated States except US): MAT-
SUSHITA ELECTRIC INDUSTRIAL CO., LTD.
[JP/JP]; 1006, Oaza Kadoma, Kadoma-shi, Osaka
5718501 (JP).

(72) Inventors; and


(75) Inventors/Applicants (for US only): HIDEYUKI. NADAMOTO, Yuji.

TAKEDA, Published:

— with international search report

[Continued on next page]

(54) Title: SYNCHRONIZING OF A DIGITAL SIGNAL USING A PCR PROGRAM CLOCK REFERENCE



(57) Abstract: A digital signal receiving system is provided for establishing high-speed clock resynchronization even if abnormality such as a poor radio wave receiving condition takes place. The system is constructed such that recipient STC data and PCR data are acquired in response to detection of a variation in frequency of a clock signal, and these data are stored as variation information data. The receiver 10 sets the PCR data in the R_STC counter 142, and sends the variation information data to the host device 20. The host device 20, in turn, sets a computation result obtained based on host STC data and the variation information data in the H_STC counter 242.

Best Available Copy

WO 2005/034520 A1



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Best Available Copy